Skip to content

Latest commit

 

History

History
4 lines (4 loc) · 124 Bytes

README.md

File metadata and controls

4 lines (4 loc) · 124 Bytes

UART_TX

UART_TX Implementation Using Verilog

Synthesis Diagram

Synthesis Diagram