-
Notifications
You must be signed in to change notification settings - Fork 0
/
Copy pathpin_mux_config.c
125 lines (118 loc) · 4.38 KB
/
pin_mux_config.c
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
//*****************************************************************************
// pin_mux_config.c
//
// configure the device pins for different signals
//
// Copyright (c) 2016, Texas Instruments Incorporated - http://www.ti.com/
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
// modification, are permitted provided that the following conditions
// are met:
//
// Redistributions of source code must retain the above copyright
// notice, this list of conditions and the following disclaimer.
//
// Redistributions in binary form must reproduce the above copyright
// notice, this list of conditions and the following disclaimer in the
// documentation and/or other materials provided with the
// distribution.
//
// Neither the name of Texas Instruments Incorporated nor the names of
// its contributors may be used to endorse or promote products derived
// from this software without specific prior written permission.
//
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
//
//*****************************************************************************
// This file was automatically generated on 2017/4/4 at 銝��3:39:05
// by TI PinMux version 4.0.1483
//
//*****************************************************************************
#include "pin_mux_config.h"
#include "hw_types.h"
#include "hw_memmap.h"
#include "hw_gpio.h"
#include "pin.h"
#include "gpio.h"
#include "prcm.h"
#include "rom.h"
#include "rom_map.h"
//*****************************************************************************
void PinMuxConfig(void)
{
//
// Set unused pins to PIN_MODE_0 with the exception of JTAG pins 16,17,19,20
//
PinModeSet(PIN_03, PIN_MODE_0);
PinModeSet(PIN_05, PIN_MODE_0);
PinModeSet(PIN_06, PIN_MODE_0);
PinModeSet(PIN_07, PIN_MODE_0);
PinModeSet(PIN_08, PIN_MODE_0);
PinModeSet(PIN_21, PIN_MODE_0);
PinModeSet(PIN_45, PIN_MODE_0);
PinModeSet(PIN_50, PIN_MODE_0);
PinModeSet(PIN_52, PIN_MODE_0);
PinModeSet(PIN_53, PIN_MODE_0);
PinModeSet(PIN_58, PIN_MODE_0);
PinModeSet(PIN_59, PIN_MODE_0);
PinModeSet(PIN_60, PIN_MODE_0);
PinModeSet(PIN_61, PIN_MODE_0);
PinModeSet(PIN_62, PIN_MODE_0);
PinModeSet(PIN_63, PIN_MODE_0);
//
// Enable Peripheral Clocks
//
PRCMPeripheralClkEnable(PRCM_GPIOA1, PRCM_RUN_MODE_CLK);
PRCMPeripheralClkEnable(PRCM_GPIOA2, PRCM_RUN_MODE_CLK);
PRCMPeripheralClkEnable(PRCM_GPIOA3, PRCM_RUN_MODE_CLK);
PRCMPeripheralClkEnable(PRCM_UARTA0, PRCM_RUN_MODE_CLK);
//
// Configure PIN_64 for GPIO Output
//
PinTypeGPIO(PIN_64, PIN_MODE_0, false);
GPIODirModeSet(GPIOA1_BASE, 0x2, GPIO_DIR_MODE_OUT);
//
// Configure PIN_01 for GPIO Output
//
PinTypeGPIO(PIN_01, PIN_MODE_0, false);
GPIODirModeSet(GPIOA1_BASE, 0x4, GPIO_DIR_MODE_OUT);
//
// Configure PIN_02 for GPIO Output
//
PinTypeGPIO(PIN_02, PIN_MODE_0, false);
GPIODirModeSet(GPIOA1_BASE, 0x8, GPIO_DIR_MODE_OUT);
//
// Configure PIN_04 for GPIO Input
//
PinTypeGPIO(PIN_04, PIN_MODE_0, false);
GPIODirModeSet(GPIOA1_BASE, 0x20, GPIO_DIR_MODE_IN);
//
// Configure PIN_15 for GPIO Input
//
PinTypeGPIO(PIN_15, PIN_MODE_0, false);
GPIODirModeSet(GPIOA2_BASE, 0x40, GPIO_DIR_MODE_IN);
//
// Configure PIN_18 for GPIO Output
//
PinTypeGPIO(PIN_18, PIN_MODE_0, false);
GPIODirModeSet(GPIOA3_BASE, 0x10, GPIO_DIR_MODE_OUT);
//
// Configure PIN_55 for UART0 UART0_TX
//
PinTypeUART(PIN_55, PIN_MODE_3);
//
// Configure PIN_57 for UART0 UART0_RX
//
PinTypeUART(PIN_57, PIN_MODE_3);
}