Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

RVV RISC-V intrin support #95

Open
akielaries opened this issue Dec 5, 2023 · 0 comments
Open

RVV RISC-V intrin support #95

akielaries opened this issue Dec 5, 2023 · 0 comments
Labels
core Core openGPMP functionality v1.x Goals for v1.0.0 stable release

Comments

@akielaries
Copy link
Owner

Look into RISCV intrinsic support + other well known CPUs & ISAs.

@akielaries akielaries added v1.x Goals for v1.0.0 stable release core Core openGPMP functionality labels Dec 30, 2023
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
core Core openGPMP functionality v1.x Goals for v1.0.0 stable release
Projects
None yet
Development

No branches or pull requests

1 participant