-
Notifications
You must be signed in to change notification settings - Fork 0
/
Copy pathtranscript_console.txt
112 lines (112 loc) · 9.54 KB
/
transcript_console.txt
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl
vlog -reportprogress 300 -work work C:/Users/ofzbo/Documents/projects/QuartusII_Altera/_aocII_Pratica1ParteIII/_aocII_Pratica1ParteIII.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov 2 2012
# -- Compiling module multiplexador4x16
# -- Compiling module multiplexador4x64
# -- Compiling module encoder2x4
# -- Compiling module decoder4x2
# -- Compiling module cache_4w_8bitsAdrs_4wordsBlock_16bitsWord_pseudoLRU
# ** Warning: C:/Users/ofzbo/Documents/projects/QuartusII_Altera/_aocII_Pratica1ParteIII/_aocII_Pratica1ParteIII.v(353): (vlog-2643) Unterminated string literal continues onto next line.
#
# -- Compiling module _aocII_Pratica1ParteIII
#
# Top level modules:
# _aocII_Pratica1ParteIII
vsim work._aocII_Pratica1ParteIII
# vsim work._aocII_Pratica1ParteIII
# Loading work._aocII_Pratica1ParteIII
# Loading work.cache_4w_8bitsAdrs_4wordsBlock_16bitsWord_pseudoLRU
# Loading work.decoder4x2
# Loading work.multiplexador4x64
# Loading work.multiplexador4x16
# Loading work.encoder2x4
wave create -driver freeze -pattern clock -initialvalue 0 -period 50ps -dutycycle 50 -starttime 0ps -endtime 1000ps sim:/_aocII_Pratica1ParteIII/clk
# _aocII_Pratica1ParteIII
add wave -position end sim:/_aocII_Pratica1ParteIII/read
add wave -position end sim:/_aocII_Pratica1ParteIII/write_back
add wave -position end sim:/_aocII_Pratica1ParteIII/write_back_block
add wave -position end sim:/_aocII_Pratica1ParteIII/i_address
add wave -position end sim:/_aocII_Pratica1ParteIII/i_w
add wave -position end sim:/_aocII_Pratica1ParteIII/i_data
run
# 0 w:0 hit:0(o_data==block[offset:00]:xxxxxxxxxxxxxxxx) adrs:00000000000000000000110000000100 i_data:xxxxxxxxxxxxxxxx
# tag:0000000000000000000011 index:00000001
# [10 0000000000000000000000 0000000000000000000000000000000000000000000000000000000000000010,10 0000000000000000000010 0000000000000000000000000000000000000000000000000000000000000110,10 0000000000000000000001 0000000000000000000000000000000000000000000000000000000000000011,00 0000000000000000000011 0000000000000000000000000000000000000000000000000000000000000000]
# assertancesT:0001 assertancesV:0000
# miss_write:1
# new assertancesV or lru_block_truth:0001 == lru_block_index:00 -> lru[index]:1110
# lru_update_bool:1(1)
# write_back?(x)->block:xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# 1 w:0 hit:0(o_data==block[offset:00]:0000000000000000) adrs:00000000000000000001000000001100 i_data:xxxxxxxxxxxxxxxx
# tag:0000000000000000000100 index:00000011
# [00 0000000000000000000100 0000000000000000000000000000000000000000000000000000000000000000,00 0000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000,00 0000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000,00 0000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000]
# assertancesT:1000 assertancesV:0000
# miss_write:1
# new assertancesV or lru_block_truth:1000 == lru_block_index:11 -> lru[index]:0000
# lru_update_bool:1(1)
# write_back?(0)->block:xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# 2 w:1 hit:0(o_data==block[offset:00]:0000000000000010) adrs:00000000000000000000000000000100 i_data:0000000000000111
# tag:0000000000000000000000 index:00000001
# [10 0000000000000000000000 0000000000000000000000000000000000000000000000000000000000000010,10 0000000000000000000010 0000000000000000000000000000000000000000000000000000000000000110,10 0000000000000000000001 0000000000000000000000000000000000000000000000000000000000000011,10 0000000000000000000011 0000000000000000000000000000000000000000000000000000000000000011]
# assertancesT:1000 assertancesV:1000
# miss_write:0
# new assertancesV or lru_block_truth:1000 == lru_block_index:11 -> lru[index]:0001
# lru_update_bool:1(1)
# write_back?(0)->block:xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# 3 w:0 hit:0(o_data==block[offset:00]:0000000000000111) adrs:00000000000000000001000000000100 i_data:xxxxxxxxxxxxxxxx
# tag:0000000000000000000100 index:00000001
# [11 0000000000000000000000 0000000000000000000000000000000000000000000000000000000000000111,10 0000000000000000000010 0000000000000000000000000000000000000000000000000000000000000110,10 0000000000000000000001 0000000000000000000000000000000000000000000000000000000000000011,10 0000000000000000000011 0000000000000000000000000000000000000000000000000000000000000011]
# assertancesT:0000 assertancesV:0000
# miss_write:1
# new assertancesV or lru_block_truth:0100 == lru_block_index:10 -> lru[index]:1000
# lru_update_bool:1(1)
# write_back?(0)->block:xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# 4 w:0 hit:1(o_data==block[offset:00]:0000000000000011) adrs:00000000000000000000010000000100 i_data:xxxxxxxxxxxxxxxx
# tag:0000000000000000000001 index:00000001
# [11 0000000000000000000000 0000000000000000000000000000000000000000000000000000000000000111,10 0000000000000000000100 0000000000000000000000000000000000000000000000000000000000000100,10 0000000000000000000001 0000000000000000000000000000000000000000000000000000000000000011,10 0000000000000000000011 0000000000000000000000000000000000000000000000000000000000000011]
# assertancesT:0010 assertancesV:0010
# miss_write:0
# new assertancesV or lru_block_truth:1000 == lru_block_index:11 -> lru[index]:0100
# lru_update_bool:1(1)
# write_back?(0)->block:xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# 5 w:0 hit:0(o_data==block[offset:00]:0000000000000000) adrs:00000000000000000000000000001100 i_data:xxxxxxxxxxxxxxxx
# tag:0000000000000000000000 index:00000011
# [10 0000000000000000000100 0000000000000000000000000000000000000000000000000000000000000100,00 0000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000,00 0000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000,00 0000000000000000000000 0000000000000000000000000000000000000000000000000000000000000000]
# assertancesT:0111 assertancesV:0000
# miss_write:1
# new assertancesV or lru_block_truth:0100 == lru_block_index:10 -> lru[index]:1000
# lru_update_bool:1(1)
# write_back?(0)->block:xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# 6 w:0 hit:0(o_data==block[offset:00]:0000000000000100) adrs:00000000000000000001010000000100 i_data:xxxxxxxxxxxxxxxx
# tag:0000000000000000000101 index:00000001
# [11 0000000000000000000000 0000000000000000000000000000000000000000000000000000000000000111,10 0000000000000000000100 0000000000000000000000000000000000000000000000000000000000000100,10 0000000000000000000001 0000000000000000000000000000000000000000000000000000000000000011,10 0000000000000000000011 0000000000000000000000000000000000000000000000000000000000000011]
# assertancesT:0000 assertancesV:0000
# miss_write:1
# new assertancesV or lru_block_truth:1000 == lru_block_index:11 -> lru[index]:0010
# lru_update_bool:1(1)
# write_back?(0)->block:xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
run
# 7 w:0 hit:1(o_data==block[offset:00]:0000000000000101) adrs:00000000000000000001010000000100 i_data:xxxxxxxxxxxxxxxx
# tag:0000000000000000000101 index:00000001
# [10 0000000000000000000101 0000000000000000000000000000000000000000000000000000000000000101,10 0000000000000000000100 0000000000000000000000000000000000000000000000000000000000000100,10 0000000000000000000001 0000000000000000000000000000000000000000000000000000000000000011,10 0000000000000000000011 0000000000000000000000000000000000000000000000000000000000000011]
# assertancesT:1000 assertancesV:1000
# miss_write:0
# new assertancesV or lru_block_truth:0100 == lru_block_index:10 -> lru[index]:1000
# lru_update_bool:1(1)
# write_back?(1)->block:0000000000000000000000000000000000000000000000000000000000000111
run
# 8 w:0 hit:1(o_data==block[offset:00]:0000000000000101) adrs:00000000000000000001010000000100 i_data:xxxxxxxxxxxxxxxx
# tag:0000000000000000000101 index:00000001
# [10 0000000000000000000101 0000000000000000000000000000000000000000000000000000000000000101,10 0000000000000000000100 0000000000000000000000000000000000000000000000000000000000000100,10 0000000000000000000001 0000000000000000000000000000000000000000000000000000000000000011,10 0000000000000000000011 0000000000000000000000000000000000000000000000000000000000000011]
# assertancesT:1000 assertancesV:1000
# miss_write:0
# new assertancesV or lru_block_truth:0100 == lru_block_index:10 -> lru[index]:1000
# lru_update_bool:1(1)
# write_back?(1)->block:0000000000000000000000000000000000000000000000000000000000000111
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/altera/13.0sp1/modelsim_ase/win32aloem/FINALwave.do
wave editwrite -file C:/altera/13.0sp1/modelsim_ase/win32aloem/FINALwave.do -append
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/altera/13.0sp1/modelsim_ase/win32aloem/FINALwave.do
wave editwrite -file C:/altera/13.0sp1/modelsim_ase/win32aloem/FINALwave.do -append
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/altera/13.0sp1/modelsim_ase/win32aloem/FINALwave.do
wave editwrite -file C:/altera/13.0sp1/modelsim_ase/win32aloem/FINALwave.do -append
wave export -file FINALwaveform -starttime 0 -endtime 1000 -format force -designunit _aocII_Pratica1ParteIII