Skip to content

Latest commit

 

History

History
6 lines (4 loc) · 284 Bytes

README.md

File metadata and controls

6 lines (4 loc) · 284 Bytes

riscv_sv

A simple 32-bit 5-stage RISC-V processor in SystemVerilog based on the book Computer Organization and Design by Patterson & Hennesy.

For more information you can check out the book: here.