Verilog Experiments

Here are some of my studies that I carry out using the Verilog language.

If my code has helped you, please consider sponsoring me 💙

😃 Author

Sponsor: melchisedech333
Twitter: Melchisedech333
LinkedIn: Melchisedech Rex
Blog: melchisedech333.github.io

📜 License

BSD-3-Clause license

Remember to give me
a beautiful little star 🤩