You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
First of all thanks for the great project, it is very valuable for me!
I think I found a strange bug: I configure the FPGA (CRAM) on my DE10-Lite board using a .sof file from Quartus (converted to a .svf file using quartus_cpf). The new design is correctly loaded into the CRAM of the FPGA. However, it also affects the CFM or some other nonvolatile memory of the FPGA: A previously stored design on the CFM does not run after a power cycle. It looks like the Flash memory of the FPGA gets erased by configuring the CRAM of the Max10 using openFPGALoader.
The reason why I care: I use the boards for my lecture. The students will try many different configurations, but the FLASH memory of the FPGA will not survive an infinite number of write cycles.
Hi,
I have also observed this situation.
When you use an .svf file, openFPGALoader act as a player: it read file's content line by line and execute instructions.
This issue isn't related to openFPGALoader by itself but to instructions/operations contained into the .svf.
If you read begining of the file you see DSM/ICB section is cleared and rewritten with a new content.
Since there is no documentation related to this section it's hard to know meaning of this operation.
Dear all,
First of all thanks for the great project, it is very valuable for me!
I think I found a strange bug: I configure the FPGA (CRAM) on my DE10-Lite board using a .sof file from Quartus (converted to a .svf file using quartus_cpf). The new design is correctly loaded into the CRAM of the FPGA. However, it also affects the CFM or some other nonvolatile memory of the FPGA: A previously stored design on the CFM does not run after a power cycle. It looks like the Flash memory of the FPGA gets erased by configuring the CRAM of the Max10 using openFPGALoader.
Here the commands:
The reason why I care: I use the boards for my lecture. The students will try many different configurations, but the FLASH memory of the FPGA will not survive an infinite number of write cycles.
The attached .zip file contains the svf file.
Thanks a lot!
Best,
Yves
Stopwatch.zip
The text was updated successfully, but these errors were encountered: