Skip to content
View Anuki16's full-sized avatar

Highlights

  • Pro

Block or report Anuki16

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. ADS-simd-processor/simd-processor ADS-simd-processor/simd-processor Public

    SIMD processor that can be used with a Zynq SoC for matrix operations.

    Tcl 2

  2. ads-system-bus ads-system-bus Public

    A serial system bus that supports 2 masters and 3 slaves, with a bus bridge.

    Verilog

  3. uart-fpga uart-fpga Public

    UART Transmitter and Receiver implementation for FPGA

    SystemVerilog

  4. pipelined-riscv-processor pipelined-riscv-processor Public

    32 bit pipelined RISC-V processor design and implementation for an FPGA.

    Jupyter Notebook 1

  5. single-cycle-riscv-processor single-cycle-riscv-processor Public

    32 bit non-pipelined RISC-V processor design and implementation for an FPGA.

    SystemVerilog 1

  6. moodle-checker moodle-checker Public

    Chrome extension to check your Moodle course pages for updates

    JavaScript