This repository has been archived by the owner on Mar 22, 2021. It is now read-only.
Releases: icshwi/mrfioc2
Releases · icshwi/mrfioc2
2.3.1-beta.2
List of updates: #8
Production tests ongoing of the full features mrfioc2 release.
Production tests ongoing of the full features mrfioc2 release.
ESS release
New Features
- Added support for DLY universal modules.
- Simple all 32 input implementation to handle Univ and BP inputs.
- MTCA EVR: FP, Univ, BP inputs; PCIe EVR: FP, Univ inputs.
- Added support for flip-flop outputs.
- Added extra univ inp to EVM event trigger src.
- Changed delay module calibration according to SY100EP196V datasheet step delay.
- Changed calib to start at 0.
Bug Fixes
- Fix naming in mrmevrbase.template.
- Fixed not existing PINITSEQ macro in the sequence comment for evg.
- Fixed embedded EVRs dlygen width/delay not working.
- Delay modules: fixed comments with new range.
- Fixed EVR delay module support to use both channels in parallel.
Refactoring
- Mods to MD's changes for naming convention.
Documentation Changes
- Changelog refactoring and clean up.
- Semver applied for the future compatibility.
- Release before works with .db files in order to fit into the community.
2.2.0-ess-rc8 ESS release candidate
Requirements:
- Image: 0E0207 for MTCA EVR (released: 2.7.2019)
2.2.0-ess-rc7 ESS release candidate
feat: MTCA EVR: FP, Univ, BP inputs; PCIe EVR: FP, Univ inputs.
2.2.0-ess-rc6 ESS release candidate
- fixed not existing PINITSEQ macro in the sequence comment for evg
- it tests the icshwi github and e3 integration
- ntp exception handling added
- if 2.2.0-ess-rc5 in use, then this update can be omitted
2.2.0-ess-rc5 ESS Release Candidate
- Added support for DLY universal modules.