Skip to content

EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog

Notifications You must be signed in to change notification settings

jpsety/verilog_benchmark_circuits

Folders and files

NameName
Last commit message
Last commit date

Latest commit

Jan 17, 2020
b4c6b62 · Jan 17, 2020

History

1 Commit
Jan 17, 2020
Jan 17, 2020
Jan 17, 2020
Jan 17, 2020
Jan 17, 2020
Jan 17, 2020
Jan 17, 2020
Jan 17, 2020
Jan 17, 2020
Jan 17, 2020
Jan 17, 2020
Jan 17, 2020
Jan 17, 2020
Jan 17, 2020
Jan 17, 2020
Jan 17, 2020
Jan 17, 2020
Jan 17, 2020
Jan 17, 2020
Jan 17, 2020
Jan 17, 2020
Jan 17, 2020
Jan 17, 2020
Jan 17, 2020
Jan 17, 2020
Jan 17, 2020
Jan 17, 2020
Jan 17, 2020
Jan 17, 2020
Jan 17, 2020
Jan 17, 2020

Repository files navigation

Benchmark Circuits

This repository contains a set of benchmark circuits collected from two sources: ISCAS85 Benchmarks and the EPFL Combinational Benchmark Suite

These circuits have been synthesized with Cadence Genus. The primary purpose of this repository is to maintain consistent formating between the two sources. Specifically each circuit is in the generic gate verilog format and the circuit top and filename matches.

About

EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog

Topics

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published