-
Notifications
You must be signed in to change notification settings - Fork 165
Commit
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
Merge pull request #181 from riscv/readme
Add README
- Loading branch information
Showing
1 changed file
with
22 additions
and
0 deletions.
There are no files selected for viewing
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Original file line number | Diff line number | Diff line change |
---|---|---|
@@ -0,0 +1,22 @@ | ||
# RISC-V ELF psABI Document | ||
Processor-specific application binary interface document for RISC-V. | ||
|
||
This document includes the following items: | ||
- Procedure Calling Convention | ||
- ELF Object Files Format | ||
- DWARF Debug Information Format | ||
- Code Model | ||
- Relocation | ||
- Relaxation | ||
|
||
# Navigation | ||
---------------------------------------------------------------------------------------------------------- | ||
Name | URL | Description | ||
------------------------------------|-------------------------------------------------------|-------------- | ||
RISC-V ELF psABI | https://github.com/riscv/riscv-elf-psabi-doc | Processor-specific application binary interface document. | ||
RISC-V Embedded ABI (Draft) | https://github.com/riscv/riscv-eabi-spec | Proposal for new Embedded ABI (EABI) for use in embedded RISC-V systems. | ||
RISC-V C API | https://github.com/riscv/riscv-c-api-doc | RISC-V-specific predefined macros, function attributes and language extensions. | ||
RISC-V Assembly Programmer's Manual | https://github.com/riscv/riscv-asm-manual | Document for pseudoinstructions and assembly directives. | ||
RISC-V Toolchain Conventions | https://github.com/riscv/riscv-toolchain-conventions | RISC-V-specific toolchain behavior and command line option. | ||
RISC-V Semihosting Spec | https://github.com/riscv/riscv-semihosting-spec | Spec for semihosting. | ||
RISC-V Supervisor Binary Interface | https://github.com/riscv/riscv-sbi-doc | Spec for SBI. |