A pipelined Symmetric FIR (Finite Impulse Response) filter implementation in Verilog HDL.
-
Updated
Dec 29, 2024 - Verilog
A pipelined Symmetric FIR (Finite Impulse Response) filter implementation in Verilog HDL.
This project discusses the evaluation of FIR filter coefficients using genetic algorithm, where multiple parameters are used to evaluate the filter coefficients given some design specifications in comparison with the famous windowing method as well as the Parks-McClellan algorithm as benchmarks.
Add a description, image, and links to the fir-filter-design topic page so that developers can more easily learn about it.
To associate your repository with the fir-filter-design topic, visit your repo's landing page and select "manage topics."