#

logic-in-memory

Here are 2 public repositories matching this topic...

vlsi-nanocomputing / risc-v-lim-architecture

RISC-Vlim is a framework for Logic-in-Memory Architectures based on RI5CY from PULP-Platform

riscv memory-management risc-v logic-in-memory emerging-tech racetrack von-neumann-architecture

Updated May 22, 2023
Verilog

BUPTslb / LIMGEN

This project will be the beginning of my research life!

logic-synthesis high-level-synthesis logic-in-memory

Updated Nov 28, 2024
C++

Improve this page

Add a description, image, and links to the logic-in-memory topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the logic-in-memory topic, visit your repo's landing page and select "manage topics."