Skip to content

Issues: CCarrMcMahon/nexys-a7-fpga-libs

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

5 Open 5 Closed
5 Open 5 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

Create UART Controller Module enhancement New feature or request
#15 opened Dec 30, 2024 by CCarrMcMahon
6 tasks
@CCarrMcMahon
Create UART Transmitter Module enhancement New feature or request
#14 opened Dec 30, 2024 by CCarrMcMahon
5 tasks
@CCarrMcMahon
Create UART Receiver Module enhancement New feature or request
#13 opened Dec 30, 2024 by CCarrMcMahon
5 tasks
@CCarrMcMahon
Create FIFO Buffer Module enhancement New feature or request
#12 opened Dec 30, 2024 by CCarrMcMahon
5 tasks
@CCarrMcMahon
Come up With Directory Tree documentation Improvements or additions to documentation
#4 opened Dec 19, 2024 by CCarrMcMahon
@CCarrMcMahon
ProTip! Follow long discussions with comments:>50.