Skip to content

Commit

Permalink
Added corrections to verilog source and configurations for the openlane
Browse files Browse the repository at this point in the history
macro hardening and top level synthesis.  Removed old files that corresponded
to the caravan design and not to the openframe design.
  • Loading branch information
RTimothyEdwards committed Aug 28, 2023
1 parent 650c066 commit 87eac64
Show file tree
Hide file tree
Showing 44 changed files with 7,235 additions and 11,437 deletions.
30 changes: 30 additions & 0 deletions README
Original file line number Diff line number Diff line change
Expand Up @@ -161,3 +161,33 @@ Build notes:
Chances are good that this is due to the incorrect floorplan
DEF (tracks and sites do not cover the entire die area as
they should)? Need to look at output.

Result---The placement actually covers the area in spite of
the incorrect list of tracks/sites, so that doesn't seem to
be the underlying problem.

(23) Continuing 5/9/2023 after break due to travel. Committed all work
so here's a recap:
Do:
setenv PDK_ROOT /usr/share/pdk
setenv PDK sky130A
cd openlane/openframe_project_wrapper
~/gits/openlane/flow.tcl -ignore_mismatches

(had updated sky130A PDK and needed to redo the "/// sta-blackbox"
comment line in sky130_sram_2kbyte_1rw1r_32x512_8.v)

(24) Continuing 8/11/2023 after the openlane team worked over this.
Copied over all openlane configuration files. The openlane
flow has now been divided into multiple blocks (picoRV32 core,
clock routing, DLL, and then the top level wrapper) which are
hardened hierarchically. Macros were added which connect to the
VCCD1/VSSD1 busses (although preferably there should be additional
connections to VCCD/VSSD and VCCD2/VSSD2 for robustness).

Note that I am attempting to keep the *unbuilt* sources in the
original "main" repository branch, while working on a build in
a "build" branch. It should be possible to keep a minimum set of
files in the (committed) upstream repository while being able to
generate the final layout through a series of known repeatable
steps.
Binary file removed gds/user_analog_project_wrapper.gds
Binary file not shown.
16 changes: 16 additions & 0 deletions lef/vccd1_connection.lef
Original file line number Diff line number Diff line change
@@ -0,0 +1,16 @@
VERSION 5.7 ;
NOWIREEXTENSIONATPIN ON ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
MACRO vccd1_connection
CLASS BLOCK ;
FOREIGN vccd1_connection ;
ORIGIN 0.000 0.000 ;
SIZE 45.400 BY 74.600 ;
OBS
LAYER met3 ;
RECT 0.105 0.100 45.340 74.300 ;
END
END vccd1_connection
END LIBRARY

16 changes: 16 additions & 0 deletions lef/vssd1_connection.lef
Original file line number Diff line number Diff line change
@@ -0,0 +1,16 @@
VERSION 5.7 ;
NOWIREEXTENSIONATPIN ON ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
MACRO vssd1_connection
CLASS BLOCK ;
FOREIGN vssd1_connection ;
ORIGIN 0.000 0.000 ;
SIZE 45.400 BY 74.600 ;
OBS
LAYER met3 ;
RECT 0.105 0.100 45.340 74.300 ;
END
END vssd1_connection
END LIBRARY

Loading

0 comments on commit 87eac64

Please sign in to comment.